


Strongbow_KL
Schematics Document
WWW.AITECH1.RU

DY : None Installed
UMA: UMA only installed
DIS: DISCRTE OPTIMUS installed

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipet Hsien 221, Taiwan, R.O.C.			
Title			
Cover Page			
Size A3	Document Number	Rev 1	
Date: Thursday, January 11, 2018		Sheet 1	of 106

Strongbow_KBL Block Diagram



GPU DC/DC RT8813D6QW-GP 85		CHARGER BQ24780S 44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
5V_S0	1V_V6ACORE_S0	AD+ BT+	19V_DCBATOUT
GPU DC/DC RT8816A6QW-GP 86		SYSTEM DC/DC RT6258C6QUF-GP 45	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
5V_S5	1D35V_V6A_S0	19V_DCBATOUT	3D3V_AUX_S5 5V_S5
GPU DC/DC SY8003ADFC-GP 86		SYSTEM DC/DC RT6256B6QUF-GP 45	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
3D3V_S5	1D8V_AON_S0	19V_DCBATOUT	3D3V_S5
GPU DC/DC APE8939GN3-GP 86		CPU DC/DC RT3602 46-47	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D8V_AON_S0	1D8V_V6A_S0	19V_DCBATOUT	1V_CPU_CORE
GPU DC/DC APE8939GN3-GP 86		CPU DC/DC AOZ5049 48	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D0V_S5	1V_1D05V_V6A_S0	19V_DCBATOUT	1V_VCCGT
		CPU DC/DC RT9610B 50	
		INPUTS	OUTPUTS
		5V_S5	1V_VCCSA
		CPU DC/DC G5388K11U-GP 51	
		INPUTS	OUTPUTS
		5V_S5	PWR_VDDQ
		CPU DC/DC APL5930KAI 51	
		INPUTS	OUTPUTS
		5V_S5	2D5V_S3
		SYSTEM DC/DC G5388K11U-GP 52	
		INPUTS	OUTPUTS
		5V_S5	1D0V_S5
		SYSTEM DC/DC G9661-25ADJ 53	
		INPUTS	OUTPUTS
		3D3V_S5	1D8V_S5
		SYSTEM Load switch TPS22976 40	
		INPUTS	OUTPUTS
		3D3V_S5	1D5V_S0
		5V_S5	5V_S0
		1D0V_S5	1V_VCCST
		1D8V_S5	1D8V_S0
		SYSTEM Load switch APE8939 40	
		INPUTS	OUTPUTS
		1D0V_S5	1V_VCCIO


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taippei Taiwan 300, Taiwan, R.O.C.


Block Diagram			
Size	Document	Number	Rev
Custom			1
Strongbow KL			1
Date:	Thursday, January 11, 2018	Sheet	2 of 106

Main Func = CPU



eDP




HDMI



HDMI



STRAP



(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω \pm 1%	Max = 100 mils

Design Guideline:
Skylake processor signal eDP_RCOMP should be connected to the VCCIO rail via a single 24.9 \pm 1% Ω resistor

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU_(DISPLAY)**

Size Custom Document Number: **Strongbow_KL** Rev: **1**

Date: Monday, January 15, 2018 Sheet 3 of 106

DDR4 ball type:Interleaved Type



Main Func = CPU

DDR4 ball type: Interleaved Type

[13] M_B_DQ32	[13] M_B_A5
[13] M_B_DQ33	[13] M_B_A9
[13] M_B_DQ34	[13] M_B_A6
[13] M_B_DQ35	[13] M_B_A8
[13] M_B_DQ36	[13] M_B_A7
[13] M_B_DQ37	[13] M_B_BG0
[13] M_B_DQ38	[13] M_B_A12
[13] M_B_DQ39	[13] M_B_A11
[13] M_B_DQ40	[13] M_B_ACT_N
[13] M_B_DQ41	[13] M_B_BG1
[13] M_B_DQ42	[13] M_B_A13
[13] M_B_DQ43	[13] M_B_A15
[13] M_B_DQ44	[13] M_B_A14
[13] M_B_DQ45	[13] M_B_A16
[13] M_B_DQ46	[13] M_B_BA0
[13] M_B_DQ47	[13] M_B_A2
[13] M_B_DQ48	[13] M_B_BA1
[13] M_B_DQ49	[13] M_B_A10
[13] M_B_DQ50	[13] M_B_A1
[13] M_B_DQ51	[13] M_B_A0
[13] M_B_DQ52	[13] M_B_A3
[13] M_B_DQ53	[13] M_B_A4
[13] M_B_DQ54	[13] M_B_CLK#0
[13] M_B_DQ55	[13] M_B_CLK0
[13] M_B_DQ56	[13] M_B_CLK1
[13] M_B_DQ57	[13] M_B_CKE0
[13] M_B_DQ58	[13] M_B_CS#0
[13] M_B_DQ59	[13] M_B_ODT0
[13] M_B_DQ60	[12] M_A_DQS_DN4
[13] M_B_DQ61	[12] M_A_DQS_DP4
[13] M_B_DQ62	[12] M_A_DQS_DN5
[13] M_B_DQ63	[12] M_A_DQS_DP5
[12] M_A_DQ32	[12] M_A_DQS_DP6
[12] M_A_DQ33	[12] M_A_DQS_DN7
[12] M_A_DQ34	[12] M_A_DQS_DP7
[12] M_A_DQ35	[13] M_B_DQS_DN4
[12] M_A_DQ36	[13] M_B_DQS_DP4
[12] M_A_DQ37	[13] M_B_DQS_DN5
[12] M_A_DQ38	[13] M_B_DQS_DP5
[12] M_A_DQ39	[13] M_B_DQS_DN6
[12] M_A_DQ40	[13] M_B_DQS_DP6
[12] M_A_DQ41	[13] M_B_DQS_DN7
[12] M_A_DQ42	[13] M_B_DQS_DP7
[12] M_A_DQ43	[13] M_B_ALERT_N
[12] M_A_DQ44	[13] M_B_PARITY
[12] M_A_DQ45	[12,13] SM_DRAMRST#
[12] M_A_DQ46	[13] M_B_ODT1
[12] M_A_DQ47	[13] M_B_CS#1
[12] M_A_DQ48	[13] M_B_CLK#1
[12] M_A_DQ49	[13] M_B_CLK1
[12] M_A_DQ50	[13] M_B_CKE1
[12] M_A_DQ51	[13] M_B_DQS_DN6
[12] M_A_DQ52	[13] M_B_DQS_DP6
[12] M_A_DQ53	[13] M_B_DQS_DN7
[12] M_A_DQ54	[13] M_B_DQS_DP7
[12] M_A_DQ55	[13] M_B_ALERT_N
[12] M_A_DQ56	[13] M_B_PARITY
[12] M_A_DQ57	[13] M_B_DRAMRST#
[12] M_A_DQ58	[13] M_B_ODT1
[12] M_A_DQ59	[13] M_B_CS#1
[12] M_A_DQ60	[13] M_B_CLK#1
[12] M_A_DQ61	[13] M_B_CLK1
[12] M_A_DQ62	[13] M_B_CKE1
[12] M_A_DQ63	[13] M_B_DQS_DN6

A-DATA-DQ
(32~47)B-DATA-DQ
(32~47)A-DATA-DQ
(48~63)B-DATA-DQ
(48~63)

CPU1C

3 OF 20

SKYLAKE_ULX

M_A_DQ32	AY39	DDR0_DQ32/DDR1_DQ0
M_A_DQ33	AW39	DDR0_DQ33/DDR1_DQ1
M_A_DQ34	AY37	DDR0_DQ34/DDR1_DQ2
M_A_DQ35	AW37	DDR0_DQ35/DDR1_DQ3
M_A_DQ36	BB39	DDR0_DQ36/DDR1_DQ4
M_A_DQ37	BA39	DDR0_DQ37/DDR1_DQ5
M_A_DQ38	BA37	DDR0_DQ38/DDR1_DQ6
M_A_DQ39	AY35	DDR0_DQ39/DDR1_DQ7
M_A_DQ40	AW35	DDR0_DQ40/DDR1_DQ8
M_A_DQ41	AY33	DDR0_DQ41/DDR1_DQ9
M_A_DQ42	AW33	DDR0_DQ42/DDR1_DQ10
M_A_DQ43	BB35	DDR0_DQ43/DDR1_DQ11
M_A_DQ44	BA35	DDR0_DQ44/DDR1_DQ12
M_A_DQ45	BA33	DDR0_DQ45/DDR1_DQ13
M_A_DQ46	BB33	DDR0_DQ46/DDR1_DQ14
M_A_DQ47	AY40	DDR0_DQ47/DDR1_DQ15
M_A_DQ48	AW40	DDR1_DQ32/DDR1_DQ16
M_A_DQ49	AY38	DDR1_DQ33/DDR1_DQ17
M_A_DQ50	AW38	DDR1_DQ34/DDR1_DQ18
M_A_DQ51	BB38	DDR1_DQ35/DDR1_DQ19
M_A_DQ52	BA38	DDR1_DQ36/DDR1_DQ20
M_A_DQ53	BA37	DDR1_DQ37/DDR1_DQ21
M_A_DQ54	AY37	DDR1_DQ38/DDR1_DQ22
M_A_DQ55	AW37	DDR1_DQ39/DDR1_DQ23
M_A_DQ56	BB37	DDR1_DQ40/DDR1_DQ24
M_A_DQ57	BA37	DDR1_DQ41/DDR1_DQ25
M_A_DQ58	AY36	DDR1_DQ42/DDR1_DQ26
M_A_DQ59	AW36	DDR1_DQ43/DDR1_DQ27
M_A_DQ60	BB36	DDR1_DQ44/DDR1_DQ28
M_A_DQ61	BA36	DDR1_DQ45/DDR1_DQ29
M_A_DQ62	AY34	DDR1_DQ46/DDR1_DQ30
M_A_DQ63	AW34	DDR1_DQ47/DDR1_DQ31
M_A_DQ64	BB34	DDR0_DQ48/DDR1_DQ32
M_A_DQ65	AY29	DDR0_DQ49/DDR1_DQ33
M_A_DQ66	AW29	DDR0_DQ50/DDR1_DQ34
M_A_DQ67	BB29	DDR0_DQ51/DDR1_DQ35
M_A_DQ68	BA29	DDR0_DQ52/DDR1_DQ36
M_A_DQ69	BA27	DDR0_DQ53/DDR1_DQ37
M_A_DQ70	BB27	DDR0_DQ54/DDR1_DQ38
M_A_DQ71	AY27	DDR0_DQ55/DDR1_DQ39
M_A_DQ72	AW27	DDR0_DQ56/DDR1_DQ40
M_A_DQ73	BB27	DDR0_DQ57/DDR1_DQ41
M_A_DQ74	BA27	DDR0_DQ58/DDR1_DQ42
M_A_DQ75	BB27	DDR0_DQ59/DDR1_DQ43
M_A_DQ76	BA25	DDR0_DQ60/DDR1_DQ44
M_A_DQ77	BB25	DDR0_DQ61/DDR1_DQ45
M_A_DQ78	BA25	DDR0_DQ62/DDR1_DQ46
M_A_DQ79	AY27	DDR0_DQ63/DDR1_DQ47
M_A_DQ80	AW25	DDR1_DQ48
M_A_DQ81	BB25	DDR1_DQ49
M_A_DQ82	AY25	DDR1_DQ50
M_A_DQ83	AW25	DDR1_DQ51
M_A_DQ84	BB25	DDR1_DQ52
M_A_DQ85	BA25	DDR1_DQ53
M_A_DQ86	AY25	DDR1_DQ54
M_A_DQ87	AW25	DDR1_DQ55
M_A_DQ88	BB25	DDR1_DQ56
M_A_DQ89	BA25	DDR1_DQ57
M_A_DQ90	AY25	DDR1_DQ58
M_A_DQ91	AW25	DDR1_DQ59
M_A_DQ92	BB25	DDR1_DQ60
M_A_DQ93	BA25	DDR1_DQ61
M_A_DQ94	AY25	DDR1_DQ62
M_A_DQ95	AW25	DDR1_DQ63

DDR0

DDR1

071.SKYLA.000U

#543016

CPU

Design Guideline:
SM_RCOMP keep routing length less than 500 mils.

B-CLK

B-CTRL-CKE

B-CTRL-CS

B-CTRL-ODT

B-CMD-MA

B-CMD-MA

B-CMD-MA



B-CMD-MA

A-DATA-DQS

B-DATA-DQS

A-DATA-DQS

B-DATA-DQS

Figure 5-14. SKL U DDR4 6L Mixed SO-DIMM and Memory Down x16, T-Daisy Topology
Memory Down Strobe/Data/Reset/RCOMP Signal Topologies

102V_S3

R506

470R2F-GP

R504

2

SM_DRAMRST#

R502

800R2F-L-GP

R503

100R2F-L3-GP




C501

1000pF/50V/20%TAN-10P

<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsieh, Taipei Hsien 221, Taiwan, R.O.C.	
CPU_(DDR)	
File	Rev
Size	Document Number
Customer	Strongbow_KL
Date: Monday, January 15, 2018	Sheet 5 of 106

Main Func = PCH



Vendor	NFIG4 (GPP_A1)	NFIG3 (GPP_A1)	NFIG2 (GPP_A2)	NFIG1 (GPP_A1)	Mfr. PN	DDP/SDP	Wistron . P/N	Capacity	Stage
HYNIX	0	0	0	0	H5AN8G6NAFR-UHC	SDP	KN.8GB0G.049	8Gb	
Micron	0	0	0	1	MT40A512M16LY-075	SDP	KN.8GB04.027	8Gb	LAB
Micron	0	0	1	0	MT40A1G16KNR-075	DDP	KN.01604.003	16Gb	LAB
HYNIX	0	0	1	1	H5ANAG6NAMR-UHC	DDP	KN.0160G.010	16Gb	

GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCPGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCPGPPF	1.8V
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.






Title: **CPU_(LPSS/ISH)**

Size Custom Document Number: **Strongbow_KL** Rev **1**

Date: Monday, January 15, 2018 Sheet 6 of 106

Main Func = CPU

SVID



- Layout Note:
1. Place close to CPU
 2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
 3. Length match<25mil

Figure 10-7. Routing Illustration for SVID Topology





Table 10-10.SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R _{PU1} [Ω]	R _{PU2} [Ω]	R _{S1} [Ω]	R _{S2} [Ω]	VCC _{ST} [v]
VIDSOUT	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	1.0
VIDSCK							Empty	45	0	50	
VIDALERT #							56	Empty	220	0	

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU_POWER1			
Size	Document	Number	Rev
Custom		Strongbow_KL	1
Date: Monday, January 15, 2018		Sheet 7 of 106	

[46]	VSSSA Sense	3	_____
[46]	VCCSA Sense	3	_____
[46]	VCCGT Sense	3	_____
[46]	VSSGT Sense	3	_____



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				CPU_POWER1			
Size	Document	Number	Rev				
Custom		Strongbow_KL	1				
Date: Monday, January 15, 2018			Sheet 8 of 106				

Blanking

<Core Design>



緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Size	Document Number				Rev
A4	Strongbow_KL				1
Date:	Thursday, January 11, 2018		Sheet	9	of 106

Main Func = CPU

VCORE

1V_CPU_CORE

U22 0603 22uF *25 , 0603 10uF*1
U42 0603 22uF *12



WWW.AITECH1.RU

Power Layout



48.1.3 Kaby Lake U Compatible Design Recommendation

48.1.3.1 KBL-R U 4+2 / KBL U 2+2 Design Recommendation

Table 48-3. Bulk Decoupling Example (KBL-R U42/KBL U22)

Bulk Decoupling Locations	Example - U 4+2	Example - U 2+2	Notes
Vcc Power Plane at VR output	2x 220 uF (@4.5mO ESR)	1x 220 uF (@4.5mO ESR)	Placed at primary side near to VR output
	1x 220 uF (@4.5mO ESR)		Placed at backside side near to VR output
VccGT Power Plane at VR output	2x 220 uF (@4.5mO ESR)		Placed at primary side near to VR output
VDDQ Power Plane at VR output	2x 47 uF 0805		Placed at primary side near to VR output
VCCIO Power Plane at VR output	2x 47 uF 0805		Placed at primary side near to VR output
VCCSA Power Plane at VR output	2x 47 uF 0805		Placed at primary side near to VR output
VCCPL Power Plane at VDDSA VR output	1x 0.1uF 0402		Placed at primary side near to VR output

Notes:

- These examples are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.
- Bulk decoupling is not a "requirement" but recommendation only. It is an example of VR design/VR bandwidth. Customer should work with respective vendor to validate their VR & bulk decoupling designs to ensure the electrical requirements are met.


Table 48-4. Decoupling Requirements for KBL-R U 4+2 / KBL U 2+2 Processor (Sheet 1 of 3)

Domain	Backside cap	Primary side cap	Placement guideline
Vcc	7x 10 uF 0402		Place on secondary side, underneath the package
	31x 1 uF 0402 or 0201		Refer to diagram in Note 4 below for placement recommendation of 0402 caps
		9x 22 uF 0603	Place as close to the package as possible
		8x 47 uF 0805 (6.3V) ¹	
		8x 10 uF 0402	
Vcc/VccGT	5x 1 uF 0402 or 0201		Place as close to the package as possible
VccGT	12x 10 uF 0402		Place on secondary side, underneath the package
	14x 1 uF 0402 or 0201		
		7x 22 uF 0603	Place as close to the package as possible
		3x 47 uF 0805 (6.3V) ¹	

Table 48-4. Decoupling Requirements for KBL-R U 4+2 / KBL U 2+2 Processor (Sheet 2 of 3)

Domain	Backside cap	Primary side cap	Placement guideline
VCCSA	7x 10 uF 0402		Place on secondary side, underneath the package
	7x 1 uF 0402 or 0201		
VCCIO		6x 10 uF 0402	Place as close to the package as possible
VDDQ		4x 1 uF 0402	Place as close to the package as possible
VDDQ		4x 10 uF 0402	Place as close to the package as possible
VDDQ		3 x 22 uF 0603	Place as close to the package as possible
VDDQ		1 x 10 uF 0402	Preferred to place the 0402 10uF cap on the secondary under the package shadow near VDDQ pin and short to VDDQ rail under with a shape. Alternatively, if the 0402 cap cannot be placed on the backside, follow the example showed in Figure 48-3. The 0402 cap to VDDQ: BGA routing should not exceed 48mohm (RdC). RVP design uses trace L=450mil, W=4mil between BGA and cap. Additional trace routing implemented in RVP design was not required.
VCCPL		1x 1 uF 0402	Place as close to the package as possible.
VCCPL_OC		1x 1 uF 0201	Do not route VCCPL, VCCPL, or VCCGT closest adjacent layer over any power net other than ground.
VCCGT		1x 1 uF 0402	For VccST, Refer to Figure 48-2 for additional routing details for VccST & VccSTG.

- Notes:
- The 6.3V voltage is for the higher capacitance retention; more 0805 components will be required for a lower voltage capacitor rating. Assumption: VR loop bandwidth ~ 250kHz e.g., 1MHz switching VR
 - Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source
 - Due to the difference between the package designs, KBL U 2+2 design requires more on-board decoupling in order to maintain the same loadline.
 - Diagram of placement for 0402 backside caps for CPU decoupling.






Core Design

緯創資通 Wistron Corporation
2/F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipexi Hsin 221, Taiwan, R.O.C.

File	CPU_POWER1	
Doc	Document Number	Rev
Custom	Strongbow_KL	1
Date	Thursday, January 11, 2016	Sheet 10 of 106


Main Func = CPU

SLICED GT



WWW.AITECH1.RU

U22 15W	IA	750MHz	33A (28A)	23A (21A)	2.1mΩ (2.35mΩ)	30A (TBD)	200mv/30us	1X0.15uH	2X330uF/9mW	30X22uF
								Or	1x330uF/9mW	36x22uF
	GT	750KHz	40A (31A)	18A (18A)	3.1mΩ	38A (TBD)	70mv/10us	1X0.15uH	2X330uF/9mW	24X22uF
								Or	1x330uF/9mW	36x22uF
	SA	750KHz	6A (5A)	6A (4A)	10.3mΩ	4A (TBD)	200mv/30us	1X0.42uH	None	5X22uF



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU_(Power CAP2)

Size A3 Document Number Strongbow_KL Rev 1






Date: Monday, January 15, 2018 Sheet 11 of 106

DQS0	DQ0~DQ7
DQS1	DQ8~DQ15
DQS2	DQ16~DQ23
DQS3	DQ24~DQ31
DQS4	DQ32~DQ39
DQS5	DQ40~DQ47
DQS6	DQ48~DQ55
DQS7	DQ56~DQ63

The diagram shows the pinout of the ATmega328P microcontroller. The pins are numbered 1 to 40. The connections are as follows:

- Pin 1:** VCC
- Pin 2:** AIN0
- Pin 3:** AIN1
- Pin 4:** GND
- Pin 5:** VCC
- Pin 6:** PORTD7
- Pin 7:** PORTD6
- Pin 8:** PORTD5
- Pin 9:** PORTD4
- Pin 10:** PORTD3
- Pin 11:** PORTD2
- Pin 12:** PORTD1
- Pin 13:** PORTD0
- Pin 14:** PC0
- Pin 15:** PC1
- Pin 16:** PC2
- Pin 17:** PC3
- Pin 18:** PC4
- Pin 19:** PC5
- Pin 20:** PC6
- Pin 21:** PC7
- Pin 22:** PC8
- Pin 23:** PC9
- Pin 24:** PC10
- Pin 25:** PC11
- Pin 26:** PC12
- Pin 27:** PC13
- Pin 28:** PC14
- Pin 29:** PC15
- Pin 30:** PC16
- Pin 31:** PC17
- Pin 32:** PC18
- Pin 33:** PC19
- Pin 34:** PC20
- Pin 35:** PC21
- Pin 36:** PC22
- Pin 37:** PC23
- Pin 38:** PC24
- Pin 39:** PC25
- Pin 40:** PC26

The diagram also shows the connections for the ATmega328P-8, ATmega328P-16, and ATmega328P-32 variants. The ATmega328P-8 has a maximum clock frequency of 8 MHz. The ATmega328P-16 has a maximum clock frequency of 16 MHz. The ATmega328P-32 has a maximum clock frequency of 32 MHz.






Note: When DDP: R3 = 0 ohms/0201/1%, R2 = Unstuffed

Note: When SDP: R3 = Unstuffed , R2 = 0 ohms

Note: B01+ B02 + M should be 25mils shorter than other CMD signals.

[illegible]

DDR4 On Board RAM Power Decouple Cap



This recommendation assumes a 2Ch memory down implementation.

Memory Configuration	Power Domain	Decoupling Location	Qty x μF (size)	Note
DDR4 Memory Down x16 - 4 Devices per Channel	VDDQ/VDD (shared)	4 as near each x16 DRAM device as possible	32x 1 μF (0402) (All stuffed)	
		Distributed around the DRAM devices	10x 10 μF (0603) (All stuffed)	
		2 as near each x16 DRAM device as possible	16x 1 μF (0402)	
	VPP	Distributed around the DRAM devices	5x 10 μF (0603)	
		2 as near each x16 DRAM device as possible	16x 1 μF (0402)	
	VTT	Distributed around the DRAM devices	4x 10 μF (0603)	

Title			
LPDDR3L CHB			
Size Custom	Document Number	Rev	
	Strongbow KL	1	
Date: Monday, January 15, 2018	Sheet 13	of 106	

WWW.AITECH1.RU

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU_POWER3			
Size	Document	Number	Rev
Custom		Strongbow_KL	1
Date: Thursday, January 11, 2018		Sheet 14	of 106

SSID = STRAP

Description	Display Port B Detected	Display Port C Detected	Reserved	No reboot	Boot BIOS strap bit BBS	Flash descriptor security override	Display Port D Detected
GPIO	GPP_E19	GPP_E21	SPI0_MISO	GPP_B18	GPP_B22	HDA_SDO	GPP_E23
Schematic							
High	Detected	Detected	Detected	Enable	LPC	Disable	Detected
Low	Not Detected	Not Detected	Not Detected	Disable	SPI	Enable	Not Detected
	internal pull-down	internal pull-down	internal pull-up	internal pull-down	internal pull-down	internal pull-down	internal pull-down

Description	Top Swap Override	Reserved	Reserved	Reserved	TLS Confidentiality	eSPI or LPC	Reserved
GPIO	GPP_B14	SPI0_MOSI	SPI0_IO2	SPI0_IO3	GPP_C2	GPP_C5	GPP_B23
Schematic							
High	Enable				Enable	eSPI	
Low	Disable				Disable	LPC	
	internal pull-down	internal pull-up	internal pull-up	internal pull-up	internal pull-down	internal pull-down	internal pull-down

STRAP RESISTORS SHOULD BE PLACED CLOSE TO SOC SHOULD BE PLACED OUTSIDE KIC AREA

Name	Internal Pull-up / Pull-Down (Note 1)	De-Glitch (Note 2)	Multiplexed With	Default	NMI or SMI Capable	Note
GPP_B22	20K PD (see note)	No	No	GSPH_MOSI	GPO	None
GPP_B23	20K PD (see note)	Yes	No	SMALLERT# / PCHHOT#	GPO	NMI SMI




Signal Name	Power Plane	During Reset	Immediately after Reset	S3/S4/S5	Deep Sx
HDA Audio Interface					
HDA_RST#	Primary	Driven Low	Driven Low	Driven Low	OFF
HDA_S7M0	Primary	Internal Pull-down	Driven Low	Internal Pull-down	OFF
HDA_BLK	Primary	Driven Low	Driven Low	Driven Low	OFF
HDA_SDO	Primary	Internal Pull-down	Driven Low	Driven Low	OFF
HDA_SDI[1:0]	Primary	Internal Pull-down	Internal Pull-down		OFF

I/O Signal Planes and States


Signal Name	Power Plane	During Reset	Immediately after Reset	S3/S4/S5	Deep Sx
SPI0_CLK	Primary	Driven Low (See Note 1)	Driven Low	Driven Low	Off
SPI0_MOSI	Primary	Internal Pull-up / Pull-down (See Note 1 & 2)	Driven Low	Driven Low	Off
SPI0_MISO	Primary	Internal Pull-up	Internal Pull-up	Internal Pull-up	Off
SPI0_CS0#	Primary	Driven High	Driven High	Driven High	Off
SPI0_CS1#	Primary	Internal Pull-up (See Note 1)	Driven High	Driven High	Off
SPI0_CS2#	Primary	Driven High (See Note 1)	Driven High	Driven High	Off
SPI0_IO[2:3]	Primary	Internal Pull-up (See Note 1)	Internal Pull-up	Internal Pull-up	Off
SPI1_CLK	Primary	Undriven	Undriven	Undriven	Off
SPI1_MOSI	Primary	Undriven	Undriven	Undriven	Off
SPI1_MISO	Primary	Undriven	Undriven	Undriven	Off
SPI1_CS#	Primary	Undriven	Undriven	Undriven	Off
SPI1_IO[2:3]	Primary	Undriven	Undriven	Undriven	Off

Notes:
1. Pins are tri-stated (with weak internal pull-up) prior to RSMRST# de-assertion.
2. Weak internal pull-up resistor is enabled when RSMRST# is asserted and is switched to a weak internal pull-down when RSMRST# is de-asserted.

DDPB_CTRLDATA / GPP_E19	Display Port B Detected	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. 0 = Port B is not detected. 1 = Port B is detected. Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. This signal is in the primary well.
DDPC_CTRLDATA / GPP_E21	Display Port C Detected	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. 0 = Port C is not detected. 1 = Port C is detected. Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. This signal is in the primary well.
GSPH0_MOSI / GPP_B18	No Reboot	Rising edge of PCH_PWROK	The signal has a weak internal pull-down. 0 = Disable "No Reboot" mode. 1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP. Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. The status of this strap is readable using the NO REBOOT bit (Chipset Configuration Registers: RCBA + Offset 3410h:Bit 5). 3. This signal is in the primary well.
GSPH1_MOSI / GPP_B22	Boot BIOS Strap Bit BBS	Rising edge of PCH_PWROK	This Signal has a weak internal pull-down. This field determines the destination of accesses to the BIOS memory (readable only) controllable using Boot BIOS Destination bit (Chipset Configuration Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap. Boot BIOS Destination 0 = SPI 1 = LPC Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. Option 1 (LPC) is selected. BIOS may still be placed on LPC, but all platforms are required to have SPI flash connected to the PCIE's SPI bus with a valid descriptor in order to boot. 3. Boot BIOS Destination Select to LPC by functional strap or using Boot BIOS Destination bit will not affect SPI accesses initiated by Intel ME or Integrated GBE LAN. 4. This signal is in the primary well.
Signal	Usage	When Sampled	Comment
DDPD_CTRLDATA / GPP_E23	Display Port D Detected	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. 0 = Port D is not detected. 1 = Port D is detected. Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. This signal is in the primary well.
SPKR / GPP_B14	Top Swap Override	Rising edge of PCH_PWROK	The signal has a weak internal pull-down. 0 = Disable "Top Swap" mode. (Default) 1 = Enable "Top Swap" mode. This inverts an address on access to SPI and firmware hub, so the processor believes it fetches the alternate boot block instead of the original boot-block. PCH will invert A16 (default) for cycles going to the upper two 64KB blocks in the A16 or the appropriate address lines (A16, A17, or A18) as selected in Top Swap Block size soft strap (handled through FITC). Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. Software will not be able to clear the Top Swap bit until the system is rebooted. 3. The status of this strap is readable using the Top Swap bit (Bus0, Device31, Function0, Offset Dch, D14). 4. This signal is in the primary well.
SMALERT# / GPP_C2	TLS Confidentiality	Rising edge of RSMRST#	This signal has a weak internal pull-down. 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). 1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS. Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.
SMLOALERT# / GPP_C5	eSPI or LPC	Rising edge of RSMRST#	This signal has a weak internal pull-down. 0 = LPC is selected for EC. 1 = eSPI is selected for EC. Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.




Item	Acer 2015		2017 R15(Premium)		2017 R15(base)		
	USB 3 (iIO)		USB 3 (iIO)		USB 3 (iIO)		
	USB 3 (iIO)		USB 3 (iIO)		USB 3 (iIO)		
	USB 3 (iIO)		USB 3 Type-C (iIO)		USB 3 Type-C (iIO)		
Cle Port1	dGPU		dGPU		dGPU		
Cle Port2							
Cle Port3							
Cle Port4							
Cle Port5	LAN						
Cle Port6	WiFi		WiFi		WiFi		
Cle Port7 (Premium)	HDD		HDD		HDD		
Cle Port8 (Premium)	ODD						
Cle Port9	NA	M.2 SSD (PCIe x4) ! BIOS needs to set PCIe x4 lane reversal					
Cle Port10				M.2 SSD (PCIe x4) ! BIOS needs to set PCIe x4 lane reversal	M.2 SSD (PCIe x4) ! BIOS needs to set PCIe x4 lane reversal		
Cle Port11							
Cle Port12	M.2 SSD (SATA x1)		M.2 SSD SATA				
	USB 3 (iIO)		USB 3 (iIO) (USB20)		USB 3 (iIO) (USB20)		
	USB 3 (iIO)		USB 3 (iIO) (USB20)		USB 3 (iIO) (USB20)		
	USB 3 (iIO)		USB 2 Type-C (iIO)		USB 2 Type-C (iIO)		
	USB 2 (iIO) / SensorHub		USB 2 (iIO)		USB 2 (iIO)		
BT			BT		BT		
TS			TS		TS		
CCD			CCD		CCD		
CR (USB) / FP			CR		CR		
IO			FP		FP		



Audio Code

```
[24] ME_UNLOCK <<< —
[27] HDA_SYNC_CODEC <<< —
[27] HDA_BITCLK_CODEC <<< —
```

```
[55] DMIC2_DATA_CPU <<
[55] DMIC1_DATA_CPU <<
[55] DMIC1_CLK_CPU <<
[55] DMIC2_CLK_CPU <<
```



SDXC signals are multiplexed with GPIOs and default to GPIO functionality (as input). If SDXC interface is not used, the signals can be used as GPIOs instead. If the GPIO functionality is also not used, the signals can be left as no-connect.

Additionally, if SDXC interface is not used, the SD_RCOMP pin does not need to be connected to a RCOMP resistor.

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	<i>CPU (AUDIO/SDIO/SDXC)</i>
-------	-------------------------------------

Size	Document Number	Rev
Custom	Strongbow_KL	1

Date: Monday, January 15, 2018 Sheet 18 of 106

Main Func = PCH

LPC

[24.68.91] LPC_AD_CPU_P0 <<<
[24.68.91] LPC_AD_CPU_P1 <<<
[24.68.91] LPC_AD_CPU_P2 <<<
[24.68.91] LPC_AD_CPU_P3 <<<
[24.68.91] LPC_FRAME#_CPU <<<
[19.24] LPC_CLK_KBC <<<
[19.68] LPC_CLK_DBG <<<

SPI

[24.25] SPI_CS_CPU_N0 <<<
[24.25] SPI_CLK_ROM <<<
[15.25] SPI_WP_ROM <<>
[15.25] SPI_HOLD_ROM <<>
[24.25] SPI_SO_ROM >>>
[24.25] SPI_SI_ROM <<<
[15] SPI_SO_CPU <<<
[15] SPI_SI_CPU <<<

DM1&2 TPAD and XDP

KBC

[24.79] SML1_CLK <<>
[24.79] SML1_DATA <<>
[24] H_RCIN# >>>
[24.68.91] INT_SERIRQ <<>
[24.91] PM_CLKRUN#_EC >>>




[13] SMB_DATA_CPU <<>
[13] SMB_CLK_CPU <<>

[19.24] LPC_CLK_KBC <<<
[19.68] LPC_CLK_DBG <<<


[15] GPP_C2/SMBALERT# <<<
[15] GPP_C5/SML0ALERT# <<<

[15] GPP_B23/SML1ALERT# <<<

[91] LPC_CLK_TPM <<<
[55.89] DMIC2_DET <<<




CPU



Memory

Audio Codec

KBC/GPU



Processor Interface	RCIN#	Keyboard Controller Reset Processor: The keyboard controller can generate INIT# to the processor. This saves the external OR gate with the processor other sources of INIT#. When the processor detects the assertion of this signal, INIT# is generated for 16 PCI clocks.
---------------------	-------	---




20.9 Serial Interrupt

The PCH supports a serial IRQ scheme. This allows a single signal to be used to report interrupt requests. The signal used to transmit this information is shared between the PCH and all participating peripherals. The signal line, SERIRQ, is synchronous to 24 MHz CLKOUT_LPC, and follows the sustained tri-state protocol that is used by all PCI signals. This means that if a device has driven SERIRQ low, it will first drive it high synchronous to PCI clock and release it the following PCI clock. The serial IRQ protocol defines this sustained tri-state signaling in the following fashion:

- **S - Sample Phase**, Signal driven low
- **R - Recovery Phase**, Signal driven high
- **T - Turn-around Phase**, Signal released

The PCH supports a message for 21 serial interrupts. These represent the 15 ISA interrupts (IRQ0-1, 3-15), the four PCI interrupts, and the control signals SMI# and IOCHK#. The serial IRQ protocol does not support the additional APIC interrupts (20-23).

Note: IRQ14 and IRQ15 are special interrupts and maybe used by the GPIO controller when it is running GPIO driver mode. When the GPIO controller operates in GPIO driver mode, IRQ14 and IRQ15 shall not be utilized by the SERIRQ stream nor mapped to other interrupt sources, and instead come from the GPIO controller. If the GPIO controller is entirely in ACPI mode, these interrupts can be mapped to other devices accordingly.




<Core Design>	
緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LPC,SPI,SMBUS,CLINK	
Size Custom	Document Number Strongbow_KL
Date: Monday, January 15, 2018	Sheet 19 of 106


```

[04] SYS_PWRKOK >>>
[00] FCH_PWRKOK >>>
[01.63.00] PCH_RKAK28 >>>
[04.00] ALL_SYS_PWRKOK >>>
[04.01.63.07.00.91] PLT_RST8 <<<
[04] RSMSTR_KBC >>>
[05.53] 3V_5V_POK >>>
[04.05.08] PM_SLP_538 <<<
[04.05.01] PM_SLP_54 <<<
[04] PM_PWRST8 >>>
[04] ACC_PRESENT >>>
[04.00.60.91] PM_SLP_508 >>>


```




```
BATLOW#:
Pull-up required even if not implemented.
```



Name	Internal Pull-Up/ Pull-Down (Note 1)	De-Glitch (Note 2)		Multiplexed With	Default
		Input	Output		
GPP_A13	None	No	Yes	LPC mode: SUSWARN#/ SUSWRNACK eSPI mode: None	SUSWARN#/ SUSWRNACK (LPC mode) GPI (eSPI mode)
GPP_A14	None	No	Yes	LPC mode: SUS_STAT# eSPI mode: eSPI_RESET#	SUS_STAT# (LPC mode) eSPI_RESET# (eSPI mode)
GPP_A15	None	No	Yes	LPC mode: SUS_ACK# eSPI mode: None	SUS_ACK# (LPC mode) GPI (eSPI mode)

[illegible]


- **VCCST_PWRGOOD** is a signal on the processor that indicates both the **VCCST power supply** and **VDDQ power supply** are within voltage tolerance specification



SK1_PCH Pin Name	Direction	LPC Signal	eSPI Signal	Pin Description
GPP_A_0	in	RCINB	<GPIO>	
GPP_A_1	inout	LAD_0	ESPI_IO_0]	LPC Cmd/Addr/Data or eSPI Data [0]
GPP_A_2	inout	LAD_1	ESPI_IO_1]	LPC Cmd/Addr/Data or eSPI Data [1]
GPP_A_3	inout	LAD_2	ESPI_IO_2]	LPC Cmd/Addr/Data or eSPI Data [2]
GPP_A_4	inout	LAD_3	ESPI_IO_3]	LPC Cmd/Addr/Data or eSPI Data [3]
GPP_A_5	out	LFRAMEB	ESPI_CSB	LPC Frame or eSPI Chip Select
GPP_A_6	inout	SERIRQ	<GPIO>	
GPP_A_7	iod	PIRQAB	<GPIO>	
GPP_A_9	out	LPC_CLKOUT_0	ESPI_CLK	
GPP_A_14	out	SUS_STATB	ESPI_RESETB	
GPP_C_5_SM LARTCSB	input	ESPI_EN Pin Strap		eSPI Enable Pin Strap; sampled at RMSRST# deassertion 0: LPC; 1: eSPI
VCCPGPPA	-	3.3V	1.8V	Voltage for all GPIOs in GPP_A group

NOTE: All pin mappings are subject to change. Refer to the SKL-PCH EDS for final pin list

Main Func = PCH



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU_(VSS)

Size
Custom

Document Number

Strongbow_KL

Rev

1

Date: Monday, January 15, 2018

Sheet 21


of

106

Main Func = CPU

[24] PECI_EC << >> —
[24,44,46] PROCHOT#_CPU << >> —

[65] TP_IN# >>> —




WWW.AITECH1.RU

PROCHOT#	Processor Hot: PROCHOT# goes active when the processor temperature monitoring sensor(s) detects that the processor has reached its maximum safe operating temperature. This indicates that the processor Thermal Control Circuit (TCC) has been activated, if enabled. This signal can also be driven to the processor to activate the TCC.	I/O	GTL I OD 0	SE	All processor lines
THERMTRIP#	Thermal Trip: The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all executions when the junction temperature exceeds approximately 130 °C. This is signaled to the system by the THERMTRIP# pin. Refer to the appropriate platform design guide for termination requirements.	0	OD	SE	All processor lines

<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU_(JTAG/CPU SIDE BAND)	
Size Custom	Document Number Strongbow KL
Date: Monday, January 15, 2018	Sheet 22 of 106
Rev 1	

Main Func = CPU




Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.


Intel recommends placing test points on the board for CFG pins.

- CFG[0]:** Stall reset sequence after PCU PLL lock until de-asserted:
 - 1 = (Default) Normal Operation;
 - 0 = Stall.
- CFG[1]:** Reserved configuration lane.
- CFG[2]:** PCI Express* Static x16 Lane Numbering Reversal.
 - 1 = Normal operation
 - 0 = Lane numbers reversed.
- CFG[3]:** Reserved configuration lane.
- CFG[4]:** eDP enable:
 - 1 = Disabled.
 - 0 = Enabled.
- CFG[6:5]:** PCI Express* Bifurcation
 - 00 = 1 x8, 2 x4 PCI Express*
 - 01 = reserved
 - 10 = 2 x8 PCI Express*
 - 11 = 1 x16 PCI Express*
- CFG[7]:** PEG Training:
 - 1 = (default) PEG Train immediately following RESET# de assertion.
 - 0 = PEG Wait for BIOS for training.
- CFG[19:8]:** Reserved configuration lanes.


I/O GTL SE




PCH strap pin:



PCH strap pin:



DISPLAY PORT PRESENCE STRAP
CFG[4]
0 : ENABLED An external Display Port device is connected to the Embedded Display Port.
1 : DISABLED (Default) No Physical Display Port attached to Embedded DisplayPort*. No connect for disable.




PROC_SELECT#	Processor Select: This pin is for compatibility with future platforms. It should be unconnected for SKL.			N/A	All processor lines
--------------	---	--	--	-----	---------------------

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU_RESERVED_CFG	
Size Custom	Document Number Strongbow_KL
Date: Monday, January 15, 2018	Sheet 23 of 106


```
[15,19] SPI_HOLD_ROM
[19,24] SPI_CLK_ROM
[19,24] SPI_SI_ROM
[6] RTC_DET#
```



SPI ROM Equal length need to less than 500mil

Title			
Flash(KBC+PCH)/RTC			
Size	Document	Number	Rev
Custom	Strongbow KL		1
Date:	Monday, January 15, 2018		Sheet 25 of 106

SSID = Thermal

[24] VD_IN1 <<< _____

[24] FAN1_PWM >>> _____

[24] FAN_TACH1 <<< _____


[24] FAN_TACH1_C <<< _____

[24,40] PURE_HW_SHUTDOWN# <<< _____


[24] VD_OUT1 >>> _____

[40,46] VR_RDY >>> _____

[20,24,40,58] PM_SLP_S3# >>> _____






RT2601 close CPU and Vcore chock
VD_IN1 trace 10 mli



WWW.AITECH1.RU

Layout 15 mil



Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
Location without get Wistron permission



<p>緯創資通 Wistron Corporation</p> <p>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title Thermal 7718/Fan Controller P2793</p>	
Size Custom	Document Number Strongbow KL
Date: Monday, January 15, 2018	Sheet 26 of 106
<p>Rev 1</p>	

```

[18] HDA_BITCLK_CODEC _____
[18] HDA_SYNC_CODEC _____
[18] HDA_SSDIN_CPU _____
[18] HDA_SSDOUT_CODEC _____
[18] HDA_RST#_CODEC <<<-

[24] AMP_MUTE# _____
[55] DMIC2_DATA_CON _____
[55] DMIC2_CLK_CON _____
[55] DMIC1_DATA_CON _____
[29] AUD_HP1_JACK_L2 _____
[29] AUD_HP1_JACK_R2 _____
[29] AUD_HP1_JOM _____
[29] RING2 _____
[29] SELEEVE _____
[24] KBBC_RESET _____
[15,19] HDA_SPKR _____
(29,8) AUD_SPK1_R_L+ _____
(29,8) AUD_SPK1_R_L- _____
(29,8) AUD_SPK1_R_R+ _____
(29,8) AUD_SPK1_R_R- _____

```


$$I_{\text{max}} = 120 \text{ mA}$$

Fix $V_{out}=1.5V$
 $I_{max}=300mA$
 $OCP = 400mA$

Layout Note:
Place close to Pin 26

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Audio Codec ALC256		
Size Custom	Document Number Strongbow KL	Rev 1
Date: Monday, January 15, 2018	Sheet 27 of 106	





Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Size A4	Document Number Strongbow KL	Rev 1
Date: Thursday, January 11, 2018		Sheet 28 of 106

Speaker



www.ATTECH1.RU

Blanking

WWW.AITECH1.RU

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Size A4	Document Number Strongbow KL	Rev 1
Date: Thursday, January 11, 2018		Sheet 30 of 106

Blanking

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(LAN+VGA) CONNECTOR

Size
A4

Document Number

Strongbow KL

Rev
1

Date: Thursday, January 11, 2018

Sheet 31 of 106

Blanking

WWW.AITECH1.RU

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RTS5170(CARD READER)

Size
A3

Document Number
Strongbow KL

Rev
1

Date: Thursday, January 11, 2018

Sheet 32 of 106

SSID = SDIO

Blanking
WWW.AITECH1.RU

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size A4	Document Number Strongbow KL	Rev 1
Date: Thursday, January 11, 2018	Sheet 33 of	106

Blanking
WWW.AITECH1.RU

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Size A4	Document Number Strongbow KL	Rev 1
Date: Thursday, January 11, 2018		Sheet 34 of 106

[16] USB1_USB20_N << >> _____
[16] USB1_USB20_P << >> _____
[24,66] USB_PWR_EN << >> _____


[16] USB1_USB30_RX_N << >> _____
[16] USB1_USB30_RX_P << >> _____
[16] USB1_USB30_TX_N << >> _____
[16] USB1_USB30_TX_P << >> _____

[89] USB1_CON_USB20_N << >> _____
[89] USB1_CON_USB20_P << >> _____


[36] USB2_USB20_CHAR_N << >> _____
[36] USB2_USB20_CHAR_P << >> _____

[16] USB2_USB30_RX_N << >> _____
[16] USB2_USB30_RX_P << >> _____
[16] USB2_USB30_TX_N << >> _____
[16] USB2_USB30_TX_P << >> _____




[89] USB2_CON_USB20_N << >> _____
[89] USB2_CON_USB20_P << >> _____



USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+



High Active 2A



[24] USB_CHARGER_EN >>>

[24] USB_CHAR_SEL >>>

[24] USB_CHAR_CT1 >>>

To Connector


[35] USB2_USB20_CHAR_N <<<

[35] USB2_USB20_CHAR_P <<<

To PCH

[16] USB2_USB20_N <<<

[16] USB2_USB20_P <<<



CTL1	CTL2	CTL3	ILIM_SEL	Mode	Current Limit Setting	Comment
0	0	0	0	Discharge	NA	OUT held low
0	0	0	1	Discharge	NA	
0	0	1	0	DCP_Auto	ILIM_HI	Data Lines Disconnected
0	1	1	0	SDP1	ILIM_LO	Data Lines connected
0	1	0	1	SDP1	ILIM_HI	Data Lines connected
1	0	0	0	DCP Forced Shorted	ILIM_LO	Device Forced to stay in DCP BC 1.2 charging mode
1	0	0	1	DCP Forced Shorted	ILIM_HI	Device Forced to stay in DCP BC 1.2 charging mode
1	0	1	0	DCP / Divider1	ILIM_LO	Device Forced to stay in DCP Divider 1 Charging Mode
1	0	1	1	DCP / Divider1	ILIM_HI	Device Forced to stay in DCP Divider 1 Charging Mode
1	1	0	0	SDP1	ILIM_LO	Data Lines Connected
1	1	0	1	SDP1	ILIM_HI	Data Lines Connected
1	1	1	0	SDP2 ⁽¹⁾	ILIM_LO	Data Lines Connected
1	1	1	1	CDP ⁽¹⁾	ILIM_HI	Data Lines Connected

S5 (at low bateery and non support charger)

S3 and S5 state

S0 and S3 (at low bateery and non support charger)

S0 state

<Core Design>

<div> <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> </div>	
Title	
USB CHARGER	
Size Custom	Document Number
Strongbow KL	
Date: Monday, January 15, 2018	Rev 1
Sheet 36	of 106

Blanking

WWW.AITECH1.RU

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4	Document Number Strongbow KL	Rev 1
------------	--	-----------------

Date: Thursday, January 11, 2018 Sheet 37 of 106

Blanking

WWW.AITECH1.RU

<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size A4	Document Number Strongbow KL		Rev 1
Date: Thursday, January 11, 2018		Sheet 38 of	106

Blanking

WWW.AITECH1.RU

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size A4	Document Number Strongbow KL		Rev 1
Date: Thursday, January 11, 2018		Sheet 39	of 106


```

[0x46] VR_RDY >>> _____
[20.24.58] PM_SLP_S3# >>> _____
[20] PCH_PWROK <<< _____
[24] 3V_S5_EN >>> _____
[45] 3V_EN <<< _____

[24.26] PURE_HW_SHUTDOWN# >>> _____
[20.24] ALL_SYS_PWRGD <<< _____
[46] VDCORE_EN <<< _____
[20.24.51] PM_SLP_S4# >>> _____
[20.24.60.91] PM_SLP_S0# >>> _____

[51] PWR_VDDQ_PG >>> _____

```



```

1126 Simon
Turning RC for DRAM
VCCIO = SLP_S3
2.5v = SLP_S4
VCCIO <= SLP_VCCA



Sequence should
DR04 =
SLP_S4 > 2.5V > VDDQ > VCCIO > VCCA

DR03 =
SLP_S4 > VDDQ > VDDIO > VDDSA

DR04
R4006 = 100K
C4043 = 0.22u
D5702 = stuff

DR03
R4006 = 33K
C4043 = 0.1u
D5702 = stuff

```



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Blanking

WWW.AITECH1.RU

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Strongbow KL

Rev
1

Date: Thursday, January 11, 2018

Sheet 41 of 106

Blanking
WWW.AITECH1.RU

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN JACK

Size
A4

Document Number

Strongbow KL


Rev
1

Date: Thursday, January 11, 2018


Sheet 42 of 106

ANNIE solution

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
BATT CONN			
Size A3	Document	Number	Rev
		Strongbow KL	1
Date: Monday, January 15, 2018		Sheet 43	of 106

SSID = Charger




U22 UMA (45W) PR4404 64.R0205.7FL PR4407 64.10535.60L																
U42 DIS U22 DIS (65W) PR4404 64.R0105.7FL PR4407 64.47525.6DL																
					PR4404	On/Off_Bn 4	On/Off_Bn 7		R1	R2		CAL				
	Stat	PM_SLP_A#	Adaptive Current	AC_Protec present	AC_Protec Current	Sense resistor	IADP GAIN	CM_VREF	Current to Voltage	PR4407	PR4401		Vompp	Vomse	R1	R2
45W	AC+Battery	High	2.1	102%	2.4174	20	40	1.2 V	1.7396	41.2	100		1.213598	1.7136	41.2	100
45W	AC+Battery	High	2.37	102%	2.4174	20	40	1.2 V	1.93392	60.4	100		1.305866	1.93392	60.4	100
65W	AC+Battery	High	3.62	102%	4.8344	20	40	1.2 V	1.59636	16.2	100		1.200826	1.39536	16.2	100
90W	AC+Battery	High	4.74	102%	4.8344	20	40	1.2 V	1.93392	60.4	100		1.305866	1.93392	60.4	100
120W	AC+Battery	High	6.31	102%	6.4362	10	40	1.2 V	2.57448	113	100		1.208676	2.57448	113	100
135W	AC+Battery	High	7.1	102%	7.242	10	40	1.2 V	2.8668	180	100		1.207	2.8668	180	100


[24] 5V EN >>> 2 PR4517 1 PWR_5V_EN



[40] 3V_EN >>> 2 PR4515 1 PWR_3D3V_EN
0R0402-PAD-1-GP





WWW.AITECH1.RU



OFFPAGE

Main Func = CPU CORE





<Core Design>

緯創資通 **Wistron Corporation**
21F. 88, Sec.1, Hsin Tai Wu Rd., Hsichih.

Title			
Cover Page			
Size Custom	Document Number		Rev
	Strongbow KL		1
Date:	Monday, January 15, 2018		Sheet 46 of 106

Main Func = CPU CORE



SKL_U42
Icc(max)=64A
TDC=42A

Confirm with EE
22uF/0805 total 32pcs
(78.22610.L2L)

Cyntec. 6.8mm x7.6mmx4.0mm
DCR: 0.66m Ohm+/-7%
Idc : 36A , Isat : 45A

COIL-D15UH-2-GP
2nd = 068.R1510.1021

PANAS
ESR: 9

SKL_U42
Icc(max)=64A
TDC=42A

Confirm with EE
22uF/0805 total 36pcs
(78.22610.L2L)

Cyntec. 6.8mm x7.6mmx4.0mm
DCR: 0.66m Ohm+/-7%
Idc : 36A , Isat : 45A

PL4701 702
POLYMER LETTERS ED.

PANASONIC
ESR: 9 m



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Cover Page			
Size Custom	Document Number	Rev 1	
Strongbow KL			
Date: Monday, January 15, 2018	Sheet 47	of 106	

Main Func = CPU_CORE




SKL_U42
Icc(max)=28A
TDC=12A

Confirm with EE
22uF/0805 total 26pcs
(78.22610.L2L)

Cynotec 6.8mm x7.6mmx4.0mm
DCR: 0.66m Ohm+/-7%
Idc : 36A , Isat : 45A

PL4801
COIL-D15UH-2-GP
2nd = 068.R1510.1021



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Cover Page			
Title	Document	Number	Rev
A3	Strongbow KL		1
Date: Monday, January 15, 2018	Sheet 48	of 106	

Blanking


WWW.AITECH1.RU

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Cover Page					
Size A4	Document Number Strongbow KL				Rev 1
Date: Thursday, January 11, 2018		Sheet 49		of 106	

```
Main Func = CPU_CORE
```

```
[46,47,48] PWR_VCORE_FCCM#    >>>_____
[46] PWR_VCCSA_PWM           >>>_____
[46] PWR_VCCSA_ISUMP          <<<_____
[46] PWR_VCCSA_ISUMN          <<<_____
```



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page

Cover Page

Size	
------	--

Document	Number
----------	--------

Strongbow KL

Date: M


Monday, January 15, 2018

July 18, 2018	Sheet	50
	1	

Rev
1

1D0V ENABLE CONTROL

[53] 1D8V_S5_PWRGD >>>



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			RT8237 1D0V S5	
Size	Document	Number	Rev	
A3	Strongbow KL		1	
Date:	Monday, January 15, 2018		Sheet	52 of 106

1D8V S5

$$\begin{aligned} PD &= (V_{in} - V_{out}) \times I_{out} \\ &= (3.3 - 1.8) \times 0.3A = 0.45W \\ PD \text{ de-rating}(\%) &= 0.45W / 1.33W = 33.8\% \end{aligned}$$

Vendor suggest to replace 74.09025.A3D by 74.09025.D3D



TLV70215 for 1D5V_S0
Enable=1.5V
Disable=0.4V

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	RT5797 1D8V
-------	--------------------

Size	Document Number	Rev
Custom		
Date:	Monday, January 15, 2018	Sheet 53 of 106


Blanking

<Core Design>

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Size	Document Number				Rev
A4					1
Date:	Thursday, January 11, 2018			Sheet	54 of 106

Main Func = LCD

- [18] DMIC2_DATA_CPU <<<
- [18] DMIC1_DATA_CPU <<<
- [18] DMIC1_CLK_CPU <<<
- [18] DMIC2_CLK_CPU <<<
- [24] TOUCH_DET# >>>
- [16.55] CCD_USB20_P <<<
- [16.55] CCD_USB20_N <<<
- [27] DMIC2_DATA_CON <<<
- [27] DMIC1_CLK_CON <<<
- [27] DMIC1_DATA_CON <<<
- [19.55.89] DMIC2_DET_R <<<
- [19.55.89] DMIC2_DET <<<
- [3] eDP_VDDEN_CPU >>>
- [3] eDP_AUX_CPU_P <<<
- [3] eDP_AUX_CPU_N <<<
- [3] eDP_TX_CPU_P0 <<<
- [3] eDP_TX_CPU_N0 <<<
- [3] eDP_TX_CPU_P1 <<<
- [3] eDP_TX_CPU_N1 <<<
- [24] TOUCH_EN >>>
- [24] BLON_OUT >>>
- [3] eDP_HPDC_CPU <<<
- [3] eDP_BLCtrl_CPU >>>
- [16] TS_USB20_P <<<
- [16] TS_USB20_N <<<
- [16.55] CCD_USB20_N <<<
- [16.55] CCD_USB20_P <<<
- [89] eDP_BLCtrl_CON >>>
- [89] eDP_BLEN_CON >>>
- [89] eDP_HPDC_CON >>>
- [19.55.89] DMIC2_DET >>>
- [89] DMIC2_DATA_CON_C >>>
- [89] DMIC2_CLK_CON_C >>>
- [89] DMIC1_CLK_CON_C >>>
- [89] DMIC1_DATA_CON_C >>>



<div> <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> </div>			
Title LCD CONN			
Size	Document	Number	Rev
Custom	Strongbow	KL	1
Date:	Monday, January 15, 2018		
	Sheet	55	of 106

Blanking

WWW.AITECH1.RU


<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Size A4	Document Number Strongbow_KL	Rev 1
Date: Thursday, January 11, 2018		Sheet 56 of 106







SSID = VIDEO

HDMI CONN

HDMI 1.4 & CONNECTOR



HDMI_DDI_TX_P0	C5723	LS	1	SCD1U16V2KX-L-GP	HDMI_DDI_CMC_P0
HDMI_DDI_TX_N0	C5711	LS	1	SCD1U16V2KX-L-GP	HDMI_DDI_CMC_N0
HDMI_DDI_TX_P1	C5710	LS	1	SCD1U16V2KX-L-GP	HDMI_DDI_CMC_P1
HDMI_DDI_TX_N1	C5712	LS	1	SCD1U16V2KX-L-GP	HDMI_DDI_CMC_N1
HDMI_DDI_TX_P2	C5714	LS	1	SCD1U16V2KX-L-GP	HDMI_DDI_CMC_P2
HDMI_DDI_TX_N2	C5713	LS	1	SCD1U16V2KX-L-GP	HDMI_DDI_CMC_N2
HDMI_DDI_TX_P3	C5716	LS	1	SCD1U16V2KX-L-GP	HDMI_DDI_CMC_P3
HDMI_DDI_TX_N3	C5715	LS	1	SCD1U16V2KX-L-GP	HDMI_DDI_CMC_N3



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Taichung, Taiwan 40621, Taiwan, R.O.C.

HDMI Level Shifter/Connector

Size: Custom
Document Number: Strongbow_KL
Date: Monday, January 10, 2016
Sheet: 57 of 100

Rev: 1

Blanking

WWW.AITECH1.RU

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Size A4	Document Number Strongbow_KL	Rev 1
Date: Thursday, January 11, 2018		Sheet 59 of 106

SSID = SATA



緯創資通

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

HDD

2

2

Strongbow_KL

Sheet 60 of 106

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)

[24,61,68] E51_TXD >>> _____

[16,89] BT_USB20_P <<< _____

[16,89] BT_USB20_N <<< _____

[24,61,68] E51_TXD >>> _____

[24,89] BLUETOOTH_EN >>> _____

[24,89] WIFI_RF_EN <<< _____

[20,24,63,68,79,89,91] PLT_RST# >>> _____

[16,89] WLAN_PCIE_TX_P >>> _____

[16,89] WLAN_PCIE_TX_N >>> _____

[16,89] WLAN_PCIE_RX_P <<< _____


[16,89] WLAN_PCIE_RX_N <<< _____

[17,89] WLAN_CLK_CPU_P >>> _____



[17,89] WLAN_CLK_CPU_N >>> _____

[20,63,89] PCIE_WAKE# <<< _____

[17,89] WLAN_CLKREQ_CPU# <<< _____



WWW.ATTECH1.RU



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **Mini Card-WLAN**

Size	Document Number	Rev
Custom	Strongbow_KL	1
Date: Monday, January 15, 2018	Sheet 61 of 106	


WWW.AITECH1.RU

<Core Design>			
緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)WWAN			
Size	Document	Number	Rev
Custom	Strongbow KL		1
Date: Thursday, January 11, 2018		Sheet 62 of	106

Mini Card Connector(mSATA)



PCH-LP Details		PCle Controller #1				PCle Controller #2				PCle Controller #3			
File (X) Lane (Y)		5	6	7	8	9	10	11	12	13	14	15	16
PCle Lane #		1	2	3	4	5	6	7	8	9	10	11	12
Base-U	2x2	RP1	RP1	RP3	RP5					RP9	RP9	RP11	
	2x2x2x2	RP1	RP1	RP1	RP1	RP5				RP9	RP9	RP11	RP12
	2x4x2x2	RP1	RP1	RP1	RP1	RP5				RP12	RP12	RP11	RP12
	4x4	RP1	RP2	RP1	RP4	RP5	RP6			RP9	RP9	RP10	RP11
	4x4	RP1	RP2	RP1	RP4	RP5	RP6			RP9	RP9	RP10	RP11
	4x4	RP1	RP2	RP1	RP4	RP5	RP6			RP9	RP9	RP10	RP11
Premium-U	2x2	RP1				RP5	RP5	RP7		RP9	RP9		
	2x2x2	RP1	RP1	RP1	RP4	RP5	RP7	RP7		RP9	RP9	RP11	RP12
	2x4x2x2	RP1	RP1	RP1	RP1	RP5	RP7	RP7		RP12	RP12	RP11	RP12
	4x4	RP1	RP2	RP1	RP4	RP5	RP6	RP7	RP8	RP9	RP10	RP11	RP12
	4x4	RP1	RP2	RP1	RP4	RP5	RP6	RP7	RP8	RP9	RP10	RP11	RP12
	4x4	RP1	RP2	RP1	RP4	RP5	RP6	RP7	RP8	RP9	RP10	RP11	RP12
Premium-Y	2x2	RP1				RP5	RP5	RP9		RP9			
	2x2x2	RP1	RP1	RP1	RP4	RP5	RP7	RP7	RP1	RP9			
	2x4x2x2	RP1	RP1	RP1	RP1	RP5	RP7	RP7	RP1	RP9			
	4x4	RP1	RP2	RP1	RP4	RP5	RP6	RP7	RP8	RP9	RP10		
	4x4	RP1	RP2	RP1	RP4	RP5	RP6	RP7	RP8	RP9	RP10		
	4x4	RP1	RP2	RP1	RP4	RP5	RP6	RP7	RP8	RP9	RP10		



Pin define from PCH and socket side

	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA

- ** Native: Internal Pull-Up (15k-40k) when function

Table 27. Socket 2 Module Configuration

State #	Module Configuration Decodes				Module Type and Main Host Interface ¹	Port Configuration
	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	GND	GND	GND	GND	SSD – SATA	N/A
1	GND	N/C	GND	GND	SSD – PCIe	N/A

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				SSD-NGFF-1			
Size	Document	Number	Rev				
Custom	Strongbow_KL					1	
Date:	Monday, January 15, 2018		Sheet	63	of	106	

WWW.AITECH1.RU

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **LED Bard/Power Button**

Size Custom	Document Number Strongbow KL	Rev 1
Date: Thursday, January 11, 2018	Sheet 64 of	106

```
[24.89] KSI[0..7] >>> _____
[24.89] KSO[0..17] <<< _____

[24] EC_TPCLK <<< _____
[24] EC_TPDATA <<< _____

[24.89] FUN_OFF# >>> _____

[89] EC_TP_CLK_C <<< _____
[89] EC_TP_DATA_C <<< _____
[89] I2C1_DATA_TP <<< _____
[89] I2C1_CLK_TP <<< _____

4] PTP_PWR_EN >>> _____
[22] TP_IN# <<< _____

[24.89] EC_TP_IN# <<< _____
[24.89] EC_TP_IN_R# <<< _____


[6] PM_TP_CLK <<< _____
[6] PM_TP_DATA <<< _____

[24] KB_BL_PWM >>> _____





[24] KB_BL_DET <<< _____

[89] KB_BL_DET_R# <<< _____
[89] KB_LED_PWM# <<< _____

4.64.89] KBC_PWRBTN# <<< _____
```



Internal KeyBoard Connector



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

緯創資通






Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Key Board/Touch Pad
-------	----------------------------

Size	Document Number	Rev
Custom	Strongbow KL	1
Date:	Monday, January 15, 2018	Sheet 65 of 106

```
SSID = User.Interface
```

Close connector



WWW.AITECH1.RU

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose
 <Core Design> without get Wistron permission

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Reserved
-------	-----------------

Size Custom	Document Number Strongbow KL	Rev 1
Date: Monday, January 15, 2018	Sheet 66 of 106	

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1


Blanking

WWW.WISTRONTECH.COM

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
Reserved					
Size A	Document Number				Rev
	Strongbow KL				1
Date: Thursday, January 11, 2018			Sheet 67 of 106		



Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title Dubug connector			
Size A4	Document Number Strongbow_KL		Rev 1
Date: Monday, January 15, 2018		Sheet 68	of 106

WWW.AITECH1.RU

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Size Custom	Document Number Strongbow_KL	Rev 1
Date: Thursday, January 11, 2018		Sheet 69 of 106

SSID = User.Interface

G Sensor

WWW.AITECH1.RU

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
G SENSOR		
Size	Document Number	Rev
Custom	Strongbow KL	1
Date: Thursday, January 11, 2018		Sheet 70 of 106

Blanking

WWW.AITECH1.RU

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Thunderbolt (4/5)

Size
A4

Document Number



Strongbow KL

Rev
1





Date: Thursday, January 11, 2018


Sheet 71 of 106

[24] TPS25810_CHG_HI_EN >>> _____
[24] TYPEC_PWR_EN >>> _____
[73,89] USB3_CC1_CONN <<< _____
[73,89] USB3_CC2_CONN <<< _____



CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A



 緯創資通		Wistron Corporation 21F, Sec. 1, Hsin Tai Wp Rd, Hsinhai, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TYPE-C			
Size	Document Number	Rev	
Custom	Strongbow KL	1	
Date:	Monday, January 15, 2018	Sheet	73 of 106

WWW.AITECH1.RU

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
GPU (DIGITALOUT)		
Size A4	Document Number Strongbow KL	Rev 1
Date: Thursday, January 11, 2018		Sheet 74 of 106

Blanking

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (VRAM I/F)

Size
A4






Document Number

Strongbow KL


Rev
1


Date: Thursday, January 11, 2018

Sheet 75 of 106









Power $\text{current}=26\text{A}$













TABLE GDDR5 VIDEO MEMORY			
	072.05424.0A0U	072.44132.000U	072.04032.000N
	HYNIX 4GBITS (128Mx32)	SAMSUNG 4GBITS (128Mx32)	Micron 4GBITS (128Mx32)
VRAM1 VRAM2	H5GC4H24AJR-T2C	K4G41325FC-HC03	EDW4032BABG-60-F-D



 緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih, Taipei Hsein 221, Taiwan, R.O.C.	
Title			
VRAM CHANNEL-A			
Size	Document	Number	Rev
Custm	Strongbow_KL		1
Date: Monday, January 15, 2018		Sheet 81 of	106



WWW.AITECH1.RU

<Core Design>			
緯創資通		Wistron Corporation	
		21F, Rd. Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VRAM CHANNEL-B			
Size	Document	Number	Rev
A2		Strongbow_KL	1
Date: Thursday, January 11, 2018		Sheet 83	of 108

WWW.AITECH1.RU

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MEMORY TERMINATION

Size
A4

Document Number

Strongbow_KL

Rev
1

Date: Thursday, January 11, 2018

Sheet 84 of 106

SSID = PWR.Plane.Regulator_1p0v

SSID = PWR.Plane.Regulator_1p35v

IC	AOZ2262 (10A)	AOZ2261 (8A)	AOZ2260 (6A)
COM	074.02262.0043	074.02261.0A73	074.02260.0043
Check	68.1R01A.20B IDC : 10A	68.1R01A.20B IDC : 10A	68.1R01A.20B IDC : 10A
Output CAP	22uF/6.3V * 5pcs D1*1	22uF/6.3V * 4pcs D1*1	22uF/6.3V * 4pcs D1*1

AOZ2262 for 1D35V

TDC : 8.6A
Peak : 10.3A

Cytec: 6.5mm x 6.9mm x 3.0mm
DCR: 3mΩ OnChip
IDC : 11 A , Iest : 22A

SYW232 for 1D8V_AON

VGA CORE&1D05V_VGA_S0 Discharge Circuit
3D3V_S5 to 1D8V_AON_S0

Cytec: 2.5 x 2.0 x 1.2mm
DCR: 37*43 mΩ/mm
IDC : 2.6A , Iest: 2.7A




SYW232 for 1D05V
Enable=1.5V
Disable=0.4V

SYW232 for 1D8V_MAIN

Core Design

緯創資通 Wistron Corporation
23F, 8th, Bldg. 1, Hsin 1st Rd., Sec. 2, Taipei 111, Taiwan, R.O.C.

Rev	AOZ2262 1D35V VRAM	Rev
1	Strongbow KL	1
Date: Monday, January 15, 2018	Sheet: 88 of 158	



WWW.AITECH1.RU

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Discharge

Size
Custom

Document Number

Strongbow KL

Rev
1

Date: Monday, January 15, 2018

Sheet 87 of 106

WWW.AITECH1.RU

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
N16 Power			
Size	Document Number		Rev
Custom	Strongbow KL		1
Date: Monday, January 11, 2010		Sheet 88 of	106

Blanking




WWW.ATTECH1.RU

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Strongbow KL</div>	Rev <div>1</div>
Date: Thursday, January 11, 2018		Sheet 90 of 106

[19,24,68] LPC_AD_CPU_P0 <<< <<<
[19,24,68] LPC_AD_CPU_P1 <<< <<<
[19,24,68] LPC_AD_CPU_P2 <<< <<<
[19,24,68] LPC_AD_CPU_P3 <<< <<<
[19] LPC_CLK_TPM <<< <<<
[19,24,68] LPC_FRAME#_CPU <<< <<<
[20,24,61,63,68,79,89] PLT_RST# <<< <<<
[19,24,68] INT_SERIRQ <<< <<<
[19,24] PM_CLKRUN#_EC <<< <<<
[20,24,40,60] PM_SLP_S0# >>> >>>



<Core Design>

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title TPM

Size A4	Document Number Strongbow_KL	Rev 1
Date: Monday, January 15, 2018	Sheet 91	of 106

WWW.AITECH1.RU

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number	Rev 1	
Date: Thursday, January 11, 2018		Sheet 92 of	106

Blanking

WWW.AITECH1.RU

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A

Document Number

Strongbow KL

Rev
1

Date: Thursday, January 11, 2018

Sheet 93 of 106

Blanking

WWW.AITECH1.RU

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A

Document Number

Strongbow KL

Rev

1

Date: Thursday, January 11, 2018

Sheet 94 of 106

Blanking

WWW.AITECH1.RU

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A

Document Number

Strongbow KL

Rev
1

Date: Thursday, January 11, 2018

Sheet 95 of 106

Blanking

WWW.AITECH1.RU

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A

Document Number

Strongbow KL

Rev

1

Date: Thursday, January 11, 2018

Sheet 96 of 106

Blanking

WWW.AITECH1.RU

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Size A4	Document Number Strongbow KL	Rev 1
Date: Thursday, January 11, 2018		Sheet 97 of 106

Blanking

WWW.AITECH1.RU

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A

Document Number

Strongbow KL

Rev
1

Date: Thursday, January 11, 2018

Sheet 98 of 106

Blanking

WWW.AITECH1.RU

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Strongbow KL

Rev
1

Date: Thursday, January 11, 2018

Sheet 99 of 106

Blanking


WWW.AITECH1.RU

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>table of content</div>		
Size <div>A4</div>	Document Number <div>Strongbow_KL</div>	Rev <div>1</div>
Date: Thursday, January 11, 2018		
Sheet 100 of 106		

Figure 41-5. KBL R U Timing Diagram for G3 to S0/M0 [Non-Deep Sx Platform] (Sheet 1 of 2)





Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission




<Core Design>


緯創資通		Wistron Corporation 21F, 88 Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Change History			
Size A3	Document Number Strongbow_KL		Rev 1
Date: Thursday, January 11, 2018		Sheet 101 of	106

Intel-Power Up Sequence




N17-Power Up Sequence






PCH SMBus/I2C Block Diagram




KBC SMBus/I2C Block Diagram




WWW.AITECH1.RU


Thermal Block Diagram



Audio Block Diagram



CLOCK BLOCK DIAGRAM



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CLK Block

Size	
Custom	

Document Number	Strongbow KL
-----------------	--------------

Date: Thursday, January 11, 2018

Sheet 106 of 106